Low power multi-level-cell resistive memory design with incomplete data mapping | IEEE Conference Publication | IEEE Xplore