Sneak path testing and fault modeling for multilevel memristor-based memories | IEEE Conference Publication | IEEE Xplore