Gate delay modeling for pre- and post-silicon timing related tasks for ultra-low power CMOS circuits | IEEE Conference Publication | IEEE Xplore