Variation-aware joint optimization of the supply voltage and sleep transistor size for the 7nm FinFET technology | IEEE Conference Publication | IEEE Xplore