A fast, fully verifiable, and hardware predictable ASIC design methodology | IEEE Conference Publication | IEEE Xplore