Timing-Abstract Circuit Design in Transaction-Level Verilog | IEEE Conference Publication | IEEE Xplore