Design of instruction decode logic for dual-issue superscalar processor based on LEON2 | IEEE Conference Publication | IEEE Xplore