Low-Power Small-Area $3\times 3$ Convolution Hardware Design | IEEE Conference Publication | IEEE Xplore