Low-Power Hardware Architecture for Depthwise Separable Convolution Unit Design | IEEE Conference Publication | IEEE Xplore