Low-Power Counter-Based Delay Line Design For DPWM | IEEE Conference Publication | IEEE Xplore