Reconfigurable Deep Learning Accelerator Hardware Architecture Design for Sparse CNN | IEEE Conference Publication | IEEE Xplore