Low-Power Optimization Design of CMOS Phase-Locked Loop for WiFi-6E Applications | IEEE Conference Publication | IEEE Xplore