HW/SW architecture for speech recognition acceleration | IEEE Conference Publication | IEEE Xplore