FPGA implementation of 64 bit Secure Force algorithm using full loop-unroll architecture | IEEE Conference Publication | IEEE Xplore

FPGA implementation of 64 bit Secure Force algorithm using full loop-unroll architecture


Abstract:

Field-Programmable Gate Arrays (FPGAs) have turned out to be a well-liked target for implementing cryptographic block ciphers. In this research work, recently proposed 64...Show More

Abstract:

Field-Programmable Gate Arrays (FPGAs) have turned out to be a well-liked target for implementing cryptographic block ciphers. In this research work, recently proposed 64 bit Secure Force (SF) algorithm is implemented on an FPGA based full loop-unroll architecture. The proposed FPGA implementation of Secure Force yields a throughput of 2.3 Gbps for encryption, 2.6 Gbps for decryption, and 3.43 Gbps for key expansion at the cost of as low as 476, 400, and 160 slices for encryption, decryption, and key expansion respectively. The results obtained after extensive testing indicate that the throughput per unit area (throughput/slice) for the proposed implementation is comparable with many FPGA implementations of AES algorithm. The proposed design consumes 117.18 milli Watts thermal power.
Date of Conference: 27-29 November 2015
Date Added to IEEE Xplore: 02 June 2016
ISBN Information:
Conference Location: Penang, Malaysia

Contact IEEE to Subscribe

References

References is not available for this document.