FPGA implementation of 64 bit Secure Force algorithm using full loop-unroll architecture | IEEE Conference Publication | IEEE Xplore