An Analysis of Power Dissipation Analysis and Power Dissipation optimization Methods in Digital Chip Layout Design | IEEE Conference Publication | IEEE Xplore