Recognition of logic diagrams by identifying loops and rectilinear polylines | IEEE Conference Publication | IEEE Xplore