Modeling the effect of chip failures on cache memory systems | IEEE Conference Publication | IEEE Xplore