Multi-pipeline Architecture for Face Recognition on FPGA | IEEE Conference Publication | IEEE Xplore