A new FFT concept for efficient VLSI implementation: Part II - Parallel Pipelined Processing | IEEE Conference Publication | IEEE Xplore