A new hardware efficient reconfigurable fir filter architecture suitable for FPGA applications | IEEE Conference Publication | IEEE Xplore