A design methodology for a low power bang-bang all digital PLL based on digital loop filter programmable coefficients | IEEE Conference Publication | IEEE Xplore