A realistic architecture for timed testing | IEEE Conference Publication | IEEE Xplore