Low-power design of array architectures | IEEE Conference Publication | IEEE Xplore