VHDL synthesis of a 0.7 /spl mu/ CMOS ASIC for block segmentation of digital images | IEEE Conference Publication | IEEE Xplore