Technological and design constraints for multilevel flash memories | IEEE Conference Publication | IEEE Xplore