Power consumption optimization of 8 bit, 2 MHz voltage scaling subranging CMOS 0.5 /spl mu/m DAC | IEEE Conference Publication | IEEE Xplore