Low-power digital PLL with one cycle frequency lock-in time and large frequency-multiplication factor for advanced power management | IEEE Conference Publication | IEEE Xplore