CMOS on-chip ESD protection design with substrate-triggering technique | IEEE Conference Publication | IEEE Xplore