Leakage power reduction in low-voltage CMOS designs | IEEE Conference Publication | IEEE Xplore