Simulation-based sequential equivalence checking of RTL VHDL | IEEE Conference Publication | IEEE Xplore