A low voltage four-quadrant CMOS analogue multiplier | IEEE Conference Publication | IEEE Xplore