The design of low power multiple-valued logic encoder and decoder circuits | IEEE Conference Publication | IEEE Xplore