Fault secure binary counter design | IEEE Conference Publication | IEEE Xplore