On improved graph-based alternative wiring scheme for multi-level logic optimization | IEEE Conference Publication | IEEE Xplore