Transition analysis on FPGA for multiplier-block based FIR filter structures | IEEE Conference Publication | IEEE Xplore