On placement and routing of wafer scale memory | IEEE Conference Publication | IEEE Xplore