Delay/slope budgeting for clock buffer cell design | IEEE Conference Publication | IEEE Xplore