A precise sample-and-hold circuit topology in CMOS for low voltage applications with offset voltage self correction | IEEE Conference Publication | IEEE Xplore