An efficient test relaxation technique for combinational circuits based on critical path tracing | IEEE Conference Publication | IEEE Xplore