Efficient post-layout timing verification via RLC trees and explicit PWL timing integration

Efficient post-layout timing verification via RLC trees and explicit PWL timing integration | IEEE Conference Publication | IEEE Xplore