An ultra high speed architecture for VLSI implementation of hash functions | IEEE Conference Publication | IEEE Xplore