Performance of 155Mbps clock/data recovery circuits on heavy loaded PLDs | IEEE Conference Publication | IEEE Xplore