A power optimized decimator architecture for cascaded sigma-delta analog-to-digital converters | IEEE Conference Publication | IEEE Xplore