Repeater insertion combined with LGR methodology for on-chip interconnect timing optimization

Repeater insertion combined with LGR methodology for on-chip interconnect timing optimization | IEEE Conference Publication | IEEE Xplore