A high-speed CMOS op-amp design technique using negative Miller capacitance | IEEE Conference Publication | IEEE Xplore