A multiprocessor architecture for fast packet processing | IEEE Conference Publication | IEEE Xplore