Design and implementation of a neural command rule on a FPGA circuit | IEEE Conference Publication | IEEE Xplore