Design and hardware implementation of digital channel selection decimating filter for multistandard receiver | IEEE Conference Publication | IEEE Xplore