Optimization of a fractional-N frequency synthesizer with a VHDL-AMS description using the "experience plan" method | IEEE Conference Publication | IEEE Xplore