Considering layout for test scheduling of core-based SoCs | IEEE Conference Publication | IEEE Xplore